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Abstract 
 
A single-phase grid-connected inverter for solid state transformer (SST) is presented. This work is 
aimed at the modeling and the design of control schemes for the inverter. In this thesis, a small-signal 
model for the grid-connected inverter with modified bipolar pulse width modulation method is 
developed. Small-signal analysis allows to predict the stability and dynamics of the inverter. Based on 
theoretical analysis, controllers are designed to improve dynamics and to guarantee stability of the 
system. 
A high power factor and low harmonics are desirable in transmission system to improve the efficiency 
of the utility line. The current controller of the single-phase grid-connected inverter has sinusoidal 
reference to achieve power factor correction (PFC) and harmonics suppression. Proportional-integral 
(PI) scheme is widely used to control the power converter. The PI controller has the infinite gain at dc 
so it is suitable to track the dc reference. However, it is not good for tracking sinusoidal reference due 
to its finite gain at ac. The proportional-resonant (PR) controller which introduces large gain at specific 
frequency can track the sinusoidal reference without steady-state error but the error remains in step 
input response. The proportional-integral-resonant (PIR) controller has the advantage of both tracking 
the sinusoidal reference and removing the steady-state error for the step input. In this thesis, PIR 
controller is proposed for current control and design procedure for the PIR controller is presented. 
In addition, the voltage controller is needed to regulate the dc link voltage. The voltage controller is 
designed to improve the audio-susceptibility and the output impedance characteristics. The dynamics 
and stability of the inverter system is analyzed. The proposed small-signal model and controllers are 
verified by PSIM simulation and experiments.
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I. INTRODUCTION 
 
Existing transformers for the ac power distribution system are efficient, reliable and durable, but its 
supply power quality totally depends on its input power quality because it cannot control power. And 
conventional transformers are bulky and heavy because they use the line frequency of 50 Hz or 60 Hz. 
Also they are related to environmental issues due to insulating oil [1], [2]. To solve these problems, 
solid state transformer (SST) is suggested as an alternative to conventional one. SST can reduce the size 
and weight of passive devices by increasing switching frequency of power switches above scores of 
kHz and can protect grid system when fault occurs in either grid or load [3]-[5]. In addition, allowing 
the bi-directional power flow, it helps renewable energy sources and electric vehicles in interfacing with 
the utility line [1], [6], [7]. 
Various ac-ac conversion structures for SST has been researched. Modular three-stage converter 
topology which is composed of bi-directional ac-dc inverters and a bi-directional isolated dc-dc 
converter is most promising due to its many attractive features [4]-[6]. To realize aforementioned 
functions, SST have to be properly controlled. For the high stability and the fast transient response, 
small-signal modeling is required before controller design. The small-signal model allows to predict 
system stability and dynamics with respect to various disturbances and perturbations. This thesis will 
focus on designing controllers for the single-phase grid-connected inverter based on the small-signal 
model. 
Full-bridge topology which has simple circuit configuration is applied to the single-phase grid-
connected inverter. In addition, it is most widely used due to its large power capacity and four quadrant 
operation. In the case of the full-bridge inverter, small-signal modeling of bipolar or unipolar pulse 
width modulation (PWM) method has been researched [8]-[11]. However, modified bipolar PWM 
method has not been studied. In this thesis, the small-signal model of the single-phase grid-connected 
inverter adopting modified bipolar PWM method is derived. The equivalent series resistance (esr) of an 
inductor and a capacitor is considered to more accurately predict stability and dynamic characteristics 
of the inverter system. 
Harmonics of the current of the inverter has negative effects on a power grid, including deteriorating 
power quality by increasing total harmonic distortion (THD) of the grid voltage [12], [13]. Because 
they can cause many troubles in the grid, they are regulated by the rules. Also, it is required for the grid-
connected inverter to make the inductor current in-phase with the grid voltage to reduce the reactive 
power. In order to achieve power factor correction (PFC) and harmonic suppression, current control 
strategies have been studied. Proportional-integral (PI) controllers are widely used for power converters. 
However, PI controllers present a steady-state error in inverter systems which have sinusoidal reference 
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[14], [15]. To overcome this problem, a proportional-resonant (PR) controller is applied to the inverter. 
The PR controller can provide large gain at the frequency of reference signal. Then, with the help of a 
resonant term, the PR controller can track the sinusoid without the steady-state error [14]-[18]. Although 
the PR controller is commonly used in single-phase inverter systems due to aforementioned merits, it 
presents steady-state error when reference signal has step change. This thesis proposes the proportional-
integral-resonant (PIR) controller for single-phase inverters. The PIR controller enables to eliminate the 
steady-state error for the step input while tracking the sinusoidal reference. 
In addition, the inverter is required to regulate the dc link voltage. The dc link may contain ripples 
including double line frequency ripples because the dc link voltage is the rectified utility line. The 
voltage controller is used to generate the constant dc link voltage. The PI controller provides infinite 
gain at dc (0 Hz). This thesis takes the advantage of the PI controller to track the constant reference of 
the voltage controller. 
Regulating the dc link voltage and synchronizing the inductor current with the grid voltage are control 
goals of the bi-directional ac-dc inverter. The proposed small-signal model and controllers are verified 
by simulation and experimental results with the 3.3 kW single-phase grid-connected inverter prototype. 
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II. OPERATION PRINCIPLE AND SMALL-SIGNAL MODELING 
 
This section presents small-signal modeling of the single-phase grid-connected inverter. Inverter 
control is challenging task because it has to control the dc link voltage and the inductor current 
simultaneously. In order to predict behavior of the inverter system, its accurate small-signal model is 
required. The small-signal model allows to analyze the stability and the dynamics of the inverter in 
frequency domain. Small-signal transfer functions can be derived using averaging, linearization and s-
domain conversion. The validity of the derived mathematical model was verified by the given 
simulation results. 
 
2.1 Operation Principle 
 
This work uses the full-bridge topology for the inverter. Fig. 1 shows the basic circuit diagram of the 
single-phase grid-connected inverter system. The inverter consists of four power switches 𝑆1-𝑆4, the 
filter inductor and the dc link capacitor. The filter inductor contains pure inductance 𝐿 and esr 𝑟𝑙 and 
the dc link capacitor contains pure capacitance 𝐶 and esr 𝑟𝑐 . It is assumed that other components 
excepting the inductor and the capacitor are ideal in the inverter circuit. Also, the voltage across the 
inductor and the capacitor are defined as 𝑣𝐿 and 𝑣𝑑𝑐, respectively, and current through the inductor 
and the capacitor are defined as 𝑖𝐿 and 𝑖𝐶, respectively. Thus, constitutive equations for the inductor 
and capacitor can be described as follows. 
 
{
𝑣𝐿(𝑡) = 𝐿
𝑑𝑖𝐿(𝑡)
𝑑𝑡
+ 𝑟𝑙𝑖𝐿(𝑡)    
𝑖𝐶(𝑡) = 𝐶
𝑑𝑣𝑑𝑐(𝑡)
𝑑𝑡
− 𝐶𝑟𝑐
𝑑𝑖𝐶(𝑡)
𝑑𝑡
                                                         (1) 
 
 
Fig. 1. Schematic diagram of the single-phase grid-connected inverter 
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Generally, bipolar PWM method and unipolar PWM method are used to control the inverter. In the 
case of bipolar PWM method, diagonal switches turn on or off simultaneously as shown in Fig. 2(a). 
So it is easy to implement. However, switching loss is high because all switches continue switching 
during the whole period. Unipolar PWM method, Fig. 2(b), has lower switching loss and EMI than 
bipolar PWM method but it is not inconsiderable. 
Compared to conventional switching methodology, modified bipolar PWM method can reduce 
switching loss by using only two switches. Fig. 2(c) shows the modified bipolar PWM method that is 
applied to the inverter for the control. During half cycle of the grid voltage, two switches in one leg 
are complementally turned on or off by comparing the modulation signal 𝑣𝑐𝑜𝑛  and triangular 
waveform 𝑣𝑡𝑟𝑖. Otherwise, other two switches are not turned on and off. Therefore, the efficiency of 
the inverter increases. Also, it is clear that there are only two operation modes which are shown in Fig. 
3(a) and Fig. 3(b). 
 
 
(a) 
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(b) 
 
(c) 
Fig. 2. PWM method (a) Bipolar PWM (b) Unipolar PWM (c) Modified bipolar PWM 
 
During mode 1, as shown in Fig. 3(a), 𝑆1 is in the on state and 𝑆3 is in the off state. Based on 
Kirchhoff’s law, the inductor voltage is the dc link voltage minus the grid voltage. The capacitor current 
is equal to the sum of the negative dc side current and the negative inductor current. Therefore, the 
following differential equations can be obtained for mode 1. 
 
{
𝑑𝑖𝐿(𝑡)
𝑑𝑡
=
𝑣𝑑𝑐(𝑡)
𝐿
−
𝑣𝑎𝑐(𝑡)
𝐿
−
𝑟𝑙𝑖𝐿(𝑡)
𝐿
             
𝑑𝑣𝑑𝑐(𝑡)
𝑑𝑡
= −
𝑖𝑑𝑐(𝑡)
𝐶
−
𝑖𝐿(𝑡)
𝐶
− 𝑟𝑐
𝑑𝑖𝑑𝑐(𝑡)
𝑑𝑡
− 𝑟𝑐
𝑑𝑖𝐿(𝑡)
𝑑𝑡
                                      (2) 
 
 6 
 
During the mode 2 in Fig. 3(b), 𝑆1 is off and 𝑆3 is on. Based on Kirchhoff’s law, the inductor 
voltage is the negative grid voltage. The capacitor current is equal to the negative dc side current. 
Therefore, the following differential equations can be obtained for mode 2. 
 
{
𝑑𝑖𝐿(𝑡)
𝑑𝑡
= −
𝑣𝑎𝑐(𝑡)
𝐿
−
𝑟𝑙𝑖𝐿(𝑡)
𝐿
   
𝑑𝑣𝑑𝑐(𝑡)
𝑑𝑡
= −
𝑖𝑑𝑐(𝑡)
𝐶
− 𝑟𝑐
𝑑𝑖𝑑𝑐(𝑡)
𝑑𝑡
                                                        (3) 
 
 
(a) 
 
(b) 
Fig. 3. Operation modes (a) Mode 1 (b) Mode 2 
 
2.2 Small-Signal Modeling 
 
Through the averaging, linearization and conversion to s-domain step, the small-signal model of the 
inverter can be obtained. In the process of averaging, the time variance is removed. Time-varying 
inverter system is changed into time-invariant system. 
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In Fig. 2, when the triangular waveform frequency is much higher than modulation waveform 
frequency, switching function of switches can be averaged. The average value of the switching function 
becomes the duty ratio of switches. Using the duty ratio, (2) and (3) can be averaged as follows 
 
{
𝑑𝑖?̅?(𝑡)
𝑑𝑡
=
𝑑(𝑡)?̅?𝑑𝑐(𝑡)
𝐿
−
?̅?𝑎𝑐(𝑡)
𝐿
−
𝑟𝑙𝑖?̅?(𝑡)
𝐿
                 
𝑑?̅?𝑑𝑐(𝑡)
𝑑𝑡
= −
𝑖?̅?𝑐(𝑡)
𝐶
−
𝑑(𝑡)𝑖?̅?(𝑡)
𝐶
− 𝑟𝑐
𝑑𝑖?̅?𝑐(𝑡)
𝑑𝑡
− 𝑟𝑐𝑑(𝑡)
𝑑𝑖?̅?(𝑡)
𝑑𝑡
                             (4) 
 
where 𝑑(𝑡) is duty ratio of 𝑆1 and the overbar denotes the average value over the switching period. 
In the process of the linearization, the nonlinear relationship near the operating point is approximated 
to the linear relationship. All the state variables and input variables in (4) can be expressed as the sums 
of the dc component and the ac component 
 
{
 
 
 
 
𝑣𝑎𝑐 = 𝑉𝑎𝑐 + 𝑣𝑎𝑐
𝑖𝑑𝑐 = 𝐼𝑑𝑐 + 𝑖?̂?𝑐  
𝑑 = 𝐷 + ?̂?        
𝑣𝑑𝑐 = 𝑉𝑑𝑐 + 𝑣𝑑𝑐
𝑖𝐿 = 𝐼𝐿 + 𝑖?̂?      
                                                                      (5) 
 
where 𝑉𝑎𝑐, 𝐼𝑑𝑐, 𝐷, 𝑉𝑑𝑐 and 𝐼𝐿 are dc components and 𝑣𝑎𝑐, 𝑖̂𝑑𝑐, ?̂?, 𝑣𝑑𝑐 and 𝑖̂𝐿 are ac components. 
It is assumed that ac components are much smaller than dc components. The dc components represent 
operating point and ac components represent small variation near the operating point.  
By substituting (5) in (4) and solving for the dc components, the dc operating point is as follows: 
 
{
𝐼𝐿 = −
𝐼𝑑𝑐
𝐷
             
𝑉𝑑𝑐 =
𝐷𝑉𝑎𝑐 − 𝑟𝑙𝐼𝑑𝑐
𝐷2
                                                                    (6) 
 
By substituting (5) in (4) and solving for the ac components yields the following equations. 
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{
 
 
𝑑𝑖̂𝐿(𝑡)
𝑑𝑡
=
𝐷
𝐿
𝑣𝑑𝑐(𝑡) +
𝑉𝑑𝑐
𝐿
?̂?(t) −
1
𝐿
𝑣𝑎𝑐(𝑡) −
𝑟𝑙
𝐿
𝑖?̂?(𝑡)                        
𝑑𝑣𝑑𝑐(𝑡)
𝑑𝑡
= −
1
𝐶
𝑖?̂?𝑐(𝑡) −
𝐷
𝐶
𝑖̂𝐿(𝑡) −
𝐼𝐿
𝐶
?̂?(t) − 𝑟𝑐
𝑑𝑖̂𝑑𝑐(𝑡)
𝑑𝑡
− 𝑟𝑐𝐷
𝑑𝑖?̂?(𝑡)
𝑑𝑡
− 𝑟𝑐𝐼𝐿
𝑑?̂?(𝑡)
𝑑𝑡
           (7) 
 
The small-signal transfer functions can be obtained using s-domain conversion. Laplace transform 
allows to convert time domain functions into frequency domain function and to analyze the system in 
respect to frequency. Using Laplace transform, (7) can be converted to (8). 
 
{
s𝑖?̂?(𝑠) =
𝐷
𝐿
𝑣𝑑𝑐(𝑠) +
𝑉𝑑𝑐
𝐿
?̂?(s) −
1
𝐿
𝑣𝑎𝑐(𝑠) −
𝑟𝑙
𝐿
𝑖̂𝐿(𝑠)                      
s?̂?𝑑𝑐(𝑠) = −
1
𝐶
𝑖?̂?𝑐(𝑠) −
𝐷
𝐶
𝑖?̂?(𝑠) −
𝐼𝐿
𝐶
?̂?(s) − s𝑟𝑐𝑖?̂?𝑐(𝑠) − s𝑟𝑐𝐷𝑖?̂?(𝑠) − s𝑟𝑐𝐼𝐿?̂?(𝑠)
             (8) 
 
Based on the small-signal model, stability and dynamics of the inverter can be analyzed 
mathematically. Considering the small-signal dc link voltage and inductor current as the output 
variables, the inverter has six power stage transfer functions. There are the grid voltage-to-dc link 
voltage transfer function 𝐺𝑣𝑠(𝑠), the grid voltage-to-inductor current transfer function 𝐺𝑖𝑠(𝑠), the dc 
side current-to-dc link voltage transfer function 𝑍𝑝(𝑠), the dc side current-to-inductor current transfer 
function 𝑍𝑞(𝑠) , the duty ratio-to-dc link voltage transfer function 𝐺𝑣𝑑(𝑠)  and the duty ratio-to-
inductor current transfer function 𝐺𝑖𝑑(𝑠). Each power stage transfer function is expressed as follows: 
 
𝐺𝑣𝑠(𝑠) =
𝑣𝑑𝑐(𝑠)
𝑣𝑎𝑐(𝑠)
=
𝐶𝐷𝑟𝑐𝑠 + 𝐷
𝐶𝐿𝑠2 + (𝐶𝑟𝑐𝐷2 + 𝐶𝑟𝑙)𝑠 + 𝐷2
                                         (9) 
 
𝐺𝑖𝑠(𝑠) =
𝑖̂𝐿(𝑠)
𝑣𝑎𝑐(𝑠)
= −
𝐶𝑠
𝐶𝐿𝑠2 + (𝐶𝑟𝑐𝐷2 + 𝐶𝑟𝑙)𝑠 + 𝐷2
                                     (10) 
 
𝑍𝑝(𝑠) =
𝑣𝑑𝑐(𝑠)
𝑖̂𝑑𝑐(𝑠)
= −
𝐶𝐿𝑟𝑐𝑠
2 + (𝐿 + 𝐶𝑟𝑐𝑟𝑙)𝑠 + 𝑟𝑙
𝐶𝐿𝑠2 + (𝐶𝑟𝑐𝐷2 + 𝐶𝑟𝑙)𝑠 + 𝐷2
                                      (11) 
 
𝑍𝑞(𝑠) =
𝑖̂𝐿(𝑠)
𝑖̂𝑑𝑐(𝑠)
= −
𝐶𝐷𝑟𝑐𝑠 + 𝐷
𝐶𝐿𝑠2 + (𝐶𝑟𝑐𝐷2 + 𝐶𝑟𝑙)𝑠 + 𝐷2
                                      (12) 
 
𝐺𝑣𝑑(𝑠) =
𝑣𝑑𝑐(𝑠)
?̂?(𝑠)
= −
𝐶𝐼𝐿𝐿𝑟𝑐𝑠
2 + (𝐼𝐿𝐿 + 𝐶𝐷𝑉𝑑𝑐𝑟𝑐 + 𝐶𝐼𝐿𝑟𝑐𝑟𝑙)𝑠 + 𝑉𝑑𝑐𝐷 + 𝐼𝐿𝑟𝑙
𝐶𝐿𝑠2 + (𝐶𝑟𝑐𝐷2 + 𝐶𝑟𝑙)𝑠 + 𝐷2
              (13) 
 
 9 
 
𝐺𝑖𝑑(𝑠) =
𝑖̂𝐿(𝑠)
?̂?(𝑠)
=
(𝐶𝑉𝑑𝑐 − 𝐶𝐷𝐼𝐿𝑟𝑐)𝑠 − 𝐷𝐼𝐿
𝐶𝐿𝑠2 + (𝐶𝑟𝑐𝐷2 + 𝐶𝑟𝑙)𝑠 + 𝐷2
                                         (14) 
 
Derived open-loop small-signal transfer functions of the inverter are verified using PSIM simulation. 
Circuit parameters used in simulation are listed in table 1. 
 
TABLE I 
CIRCUIT PARAMETERS FOR THE INVERTER 
Parameter Mark Value 
Grid voltage 𝑣𝑎𝑐 220 Vrms 
Dc link voltage 𝑣𝑑𝑐 380 V 
Filter inductance 𝐿 1.601 mH 
Equivalent series resistance of the inductor 𝑟𝑙 391.2 mΩ 
Dc link capacitance 𝐶 2.272 mF 
Equivalent series resistance of the capacitor 𝑟𝑐 23.48 mΩ 
 
Fig. 4-9 show the bode plot of each small-signal transfer function. Solid lines represent theoretical 
results obtained from the mathematical model and dotted lines represent ac sweep results obtained from 
PSIM simulation. The solid line is consistent with the dotted line below half the switching frequency. 
Near or above half the switching frequency, converter dynamics is affected by sampling effects and 
cannot be predicted using classical analysis. 
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Fig. 4. Bode plot of the grid voltage-to-dc link voltage transfer function 
 
 
Fig. 5. Bode plot of the grid voltage-to-inductor current transfer function 
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Fig. 6. Bode plot of the dc side current-to-dc link voltage transfer function 
 
 
Fig. 7. Bode plot of the dc side current-to-inductor current transfer function 
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Fig. 8. Bode plot of the duty ratio-to-dc link voltage transfer function 
 
 
Fig. 9. Bode plot of the duty ratio-to-inductor current transfer function 
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III. CONTROLLER DESIGN 
 
The inverter has two loops for control. One is the voltage loop regulating the dc link voltage and the 
other is the current loop achieving PFC and harmonic suppression. Based on the small-signal model, 
controllers are designed to obtain enough gain and phase margins and to improve the audio-
susceptibility and the output impedance characteristics. The proposed small-signal model and 
controllers are validated using simulation and experimental results with the 3.3 kW single-phase grid-
connected inverter prototype. 
 
3.1 Current Controller Design 
 
In this part, the current control principle and strategy are introduced. And new current controller is 
proposed to control the inverter current effectively. For design the current controller, the dc link voltage 
is assumed to be constant, i.e., the inverter operates as a voltage source inverter (VSI). Then (4) can be 
converted into (15). 
 
𝑠𝑖𝐿(s) =
𝑉𝑑𝑐
𝐿
𝑑(𝑠) −
1
𝐿
𝑣𝑎𝑐(𝑠)-
𝑟𝑙
𝐿
𝑖𝐿(𝑠)                                                   (15) 
 
Fig. 10(a) shows the block diagram of the VSI. The current reference 𝑖𝑟𝑒𝑓(𝑠) is the product of 
𝑖𝑚𝑎𝑔(𝑠) and sine function. 𝐺𝑐𝑖(s) represents the current controller. The current loop gain of the VSI 
is defined as follows: 
 
𝑇𝑣𝑠𝑖(s) =
𝑉𝑑𝑐
𝐿𝑠 + 𝑟𝑙
𝐺𝑐𝑖(s)                                                                (16) 
 
As shown in Fig. 10(a), the inductor current can be expressed as follows: 
 
𝑖𝐿(s) =
𝑇𝑣𝑠𝑖(s)
1 + 𝑇𝑣𝑠𝑖(s)
𝑖𝑟𝑒𝑓(s) −
1
𝐿𝑠 + 𝑟𝑙
1 + 𝑇𝑣𝑠𝑖(s)
𝑣𝑎𝑐(s)                                         (17) 
 
As shown in Fig. 10(b), with the aid of feed-forward control, the effect of the grid voltage on the 
inductor current can be removed. Feed-forward control block 𝐺𝑓𝑓 is the function of the dc link voltage.  
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𝐺𝑓𝑓 =
1
𝑉𝑑𝑐
                                                                           (18) 
 
Then, with feed-forward, the inductor current can be represented as 
 
𝑖𝐿(s) =
𝑇𝑣𝑠𝑖(s)
1 + 𝑇𝑣𝑠𝑖(s)
𝑖𝑟𝑒𝑓(s)                                                             (19) 
 
and the closed loop transfer function expression of the VSI is as follows: 
 
𝐺𝑐𝑙(𝑠) =
𝑖𝐿(𝑠)
𝑖𝑟𝑒𝑓(𝑠)
=
𝑇𝑣𝑠𝑖(𝑠)
1 + 𝑇𝑣𝑠𝑖(𝑠)
                                                        (20) 
 
The error is defined as the difference between the reference current and the actual inductor current. 
 
𝑒(𝑠) = 𝑖𝑟𝑒𝑓(𝑠) − 𝑖𝐿(𝑠) =
1
1 + 𝑇𝑣𝑠𝑖(s)
𝑖𝑟𝑒𝑓(𝑠)                                            (21) 
 
Based on (19) and (21), as 𝑇𝑣𝑠𝑖(s)  approaches infinity, 𝑖𝐿(s)  approaches 𝑖𝑟𝑒𝑓(s)  and 𝑒(𝑠) 
approaches zero. Because 𝑖𝑟𝑒𝑓(s)  is sinusoid, it is required to make 𝑇𝑣𝑠𝑖(s)  infinite at the line 
frequency. 
 
 
(a) 
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(b) 
Fig. 10. Block diagram of the VSI (a) Without feed-forward (b) With feed-forward 
 
3.1.1 PI Controller 
 
The PI controller is widely used in industrial field because its gains are easily adjusted by trial and 
error method. The PI controller is expressed as follows: 
 
𝐺𝑃𝐼(𝑠) = 𝑘𝑝𝑖 +
𝑘𝑖𝑖
𝑠
                                                                   (22) 
 
There are two parameters in the PI controller. A parameter 𝑘𝑝𝑖 is the proportional gain and 𝑘𝑖𝑖 is 
the integral gain. For simplicity of analysis, one of the two is assumed to be constant while the other 
affect the frequency responses. First, 𝑘𝑖𝑖  is assumed to be constant. As shown in Fig. 11(a), the 
magnitude responses of the PI controller increase at the high frequencies with increasing 𝑘𝑝𝑖. Therefore, 
the magnitude responses of the current loop increase at the high frequency and the crossover frequency 
goes up as shown in Fig. 11(b). 
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(a) 
 
(b) 
Fig. 11. Bode plots according to 𝑘𝑝𝑖 (a) Current controller (b) Current loop 
 
Next, assuming that 𝑘𝑝𝑖 is the constant, as shown in Fig. 12(a), the magnitude responses of the PI 
controller increase at the low frequency with increasing 𝑘𝑖𝑖. Therefore, the magnitude responses of the 
current loop increase at the low frequency as shown in Fig. 12(b). 
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(a) 
 
(b) 
Fig. 12. Bode plots according to 𝑘𝑖𝑖 (a) Current controller (b) Current loop 
 
When the PI controller is adopted as the current controller, and the characteristic equation which is 
the denominator of (20) can be expressed as follows: 
 
𝐿𝑠2 + (𝑟𝑙 + 𝑉𝑑𝑐𝑘𝑝𝑖)𝑠 + 𝑉𝑑𝑐𝑘𝑖𝑖 = 0                                                     (23) 
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When the characteristic equation is quadratic polynomial, it has to have one real double root to obtain 
the fastest transient response without an overshoot. For a critical damping condition, the discriminant 
has to be equal to zero. Thus, 𝑘𝑝𝑖 and 𝑘𝑖𝑖 have the relationship as follows: 
 
𝑘𝑝𝑖 = 𝑓(𝑘𝑖𝑖) = −
𝑟𝑙 +√4𝐿𝑉𝑑𝑐𝑘𝑖𝑖
𝑉𝑑𝑐
                                                     (24) 
 
The value of 𝑘𝑝𝑖  is chosen to limit the crossover frequency lower than the ten percent of the 
switching frequency. As shown in Fig. 13(a), the magnitude of the designed current loop at the line 
frequency is 40 dB and the crossover frequency is Hz. Fig. 13(b) shows that the system has one real 
double root. 
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(b) 
Fig. 13. Designed current loop adopting the PI controller (a) Bode plot of the current loop (b) Pole 
map 
 
The PI controller has an infinite gain at dc (0 Hz) so it is suitable to track the dc reference. However, 
it is not good for tracking the sinusoidal reference due to its finite gain at the line frequency. The lower 
crossover frequency induces the smaller current loop gain. 
 
3.1.2 PR Controller 
 
The PR controller which introduces the large gain at the specific frequency 𝜔0  can track the 
sinusoidal reference without the steady-state error. The expression of PR controller is as follows: 
 
𝐺𝑃𝑅(𝑠) = 𝑘𝑝 +
2𝑘𝑟𝜉𝜔0𝑠
𝑠2 + 2𝜉𝜔0𝑠 + 𝜔0
2                                                      (25) 
 
Because it is desired that the current is synchronous with the grid voltage, 𝜔0 is assigned to the line 
frequency. Accordingly, there are three unassigned parameters in the PR controller. Firstly, 𝑘𝑟 and 𝜉 
are assumed to be constant for simple analysis of the effect of 𝑘𝑝 on the frequency responses. As 
shown in Fig. 14(a) and Fig. 14(b), with increasing 𝑘𝑝, the magnitude of the current controller and the 
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current loop increases for all frequencies except for 𝜔0. Therefore, the crossover frequency of the 
current loop is increased as 𝑘𝑝 increases. 
  
 
(a) 
 
(b) 
Fig. 14. Bode plots according to 𝑘𝑝 (a) Current controller (b) Current loop 
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Secondly, 𝑘𝑝  and 𝜉  are assumed to be constant to analyze the effect of 𝑘𝑟  on the frequency 
responses. Fig. 15(a) and Fig. 15(b) show the frequency responses of the current controller and the 
current loop, respectively. As 𝑘𝑟 increases, the magnitude at 𝜔0 increases. If the crossover frequency 
of the current loop is far from the line frequency, 𝑘𝑟 has no influence on the crossover frequency. 
 
 
(a) 
 
(b) 
Fig. 15. Bode plots according to 𝑘𝑟 (a) Current controller (b) Current loop 
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Finally, 𝑘𝑝  and 𝑘𝑟  are assumed to be constant to analyze the effect of 𝜉  on the frequency 
responses. In Fig. 16(a) and Fig. 16(b), with increasing 𝜉, the magnitude near the resonant frequency 
increases. However the magnitude at 𝜔0  is fixed. In common with 𝑘𝑟 , 𝜉  does not influence the 
crossover frequency of the current loop if the crossover frequency is much higher than 𝜔0. 
 
 
(a)  
  
(b) 
Fig. 16. Bode plots according to 𝜉 (a) Current controller (b) Current loop 
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When the crossover frequency is the ten percent of the switching frequency, it is far higher than the 
resonant frequency and is determined only by 𝑘𝑝 . The magnitude of the current loop at the line 
frequency is determined by 𝑘𝑟. After designing 𝑘𝑝 and 𝑘𝑟, 𝜉 sets the gain and the phase near the 
resonant frequency. In this thesis, the current loop gain of 60 dB at the resonant frequency is selected 
to achieve the ten times the loop gain adopting the PI controller. Fig. 17 shows the designed current 
loop. 
 
 
Fig. 17. Bode plot of the designed current loop adopting the PR controller 
 
As mentioned earlier, the PR controller can have the enough gain at the line frequency regardless of 
the crossover frequency. Therefore, the steady-state error can be removed effectively. However, the PR 
controller has the error when the input is the step function. Based on the final value theorem, the steady-
state error can be calculated in respect to the step input. Final value theorem is defined as 
 
lim
𝑡→∞
𝑒(𝑡) = lim
𝑠→0
𝑠𝑒(𝑠)                                                                  (26) 
 
where 𝑒(𝑡) is the steady-state error in time domain and 𝑒(𝑠) is Laplace transform of 𝑒(𝑡). Based on 
(21) and Fig. 10(b), the error can be expressed as follows: 
 
𝑒(𝑠) =
𝜔0
(𝑠2 +𝜔0
2)
1 + 𝑇𝑣𝑠𝑖(𝑠)
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Thus, the steady-state error regarding the step input is calculated as follows: 
 
lim
𝑠→0
𝑠
𝜔0
𝑠(𝑠2 +𝜔0
2)
1 + 𝑇𝑣𝑠𝑖(𝑠)
=
𝑟𝑙
𝜔0(𝑟𝑙 + 𝑉𝑑𝑐)
                                                     (28) 
 
3.1.3 PIR Controller 
 
Recently, the PIR controller has been studied for three-phase applications. The PIR controller has the 
advantage of regulating both ac and dc components. In this thesis, the PIR controller is proposed to 
enable both tracking the sinusoidal reference and removing the steady-state error generated by step 
input and step load variations for single-phase inverter applications. The PIR controller consists of the 
PI controller and the PR controller. The expression of the PIR controller is as follows. 
 
𝐺𝑃𝐼𝑅(𝑠) = 𝑘𝑝 +
𝑘𝑖
𝑠
+
2𝑘𝑟𝜉𝜔0𝑠
𝑠2 + 2𝜉𝜔0𝑠 + 𝜔0
2                                                 (29) 
 
Fig. 18 shows the difference of frequency response between the conventional PR controller and the 
proposed PIR controller. The proposed PIR controller has large gain at the line frequency, which is 
similar to the conventional PR controller. In addition, by helping from the integrator, it has an infinite 
gain at dc. Based on the final value theorem, the PIR controller has no steady-state error. 
 
lim
𝑡→∞
𝑒(𝑡) = lim
𝑠→0
𝑠𝑒(𝑠) = lim
𝑠→0
𝑠
𝜔0
𝑠(𝑠2 +𝜔0
2)
1 + 𝑇𝑣𝑠𝑖(𝑠)
= 0                                          (30) 
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Fig. 18. Frequency responses of the PR controller and the PIR controller 
 
In order to design the PIR controller, the effect of the integral gain 𝑘𝑖 should be considered. In Fig. 
19 (a), as 𝑘𝑖  increases, the magnitude responses of the proposed controller is similar to a single 
integrator and the phase margin decreases. Fig. 19 (b) shows the movement of poles with respect to 𝑘𝑖. 
Arrows indicate the directions according to increasing 𝑘𝑖. It shows that the peaking of the magnitude 
increases with increasing 𝑘𝑖 by dominant poles. Therefore, the value of 𝑘𝑖 which places the dominant 
poles at the breakaway point is selected to obtain the fastest transient response without the magnitude 
peaking. 
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(a) 
 
(b) 
Fig. 19. Effects of 𝑘𝑖 (a) Bode plot of the current loop (b) Pole map 
 
Fig. 20 shows the frequency responses of the designed current loop adopting the PIR controller. It 
has the same crossover frequency and phase margin with the PR controller. 
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Fig. 20. Bode plot of the designed current loop adopting the PIR controller 
 
3.1.4 Simulation Results 
 
The PIR controller is verified by PSIM simulation. In Fig. 21, normalized fast Fourier transform 
(FFT) results shows the frequency contents of the inductor current. The PR controller and the PIR 
controller has better attenuation capacity than the PI controller. 
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(b) 
 
(c) 
Fig. 21. Normalized FFT results of the inductor current (a) PI controller (b) PR controller (c) PIR 
controller 
 
Fig. 22 shows the steady-state error of controllers when input is the step function. The PI controller 
has the shortest settling time without steady-state error. The PR controller has the steady-state error. 
Even if the PIR controller is slower than the PI controller, its steady-state error converges to zero. In 
conclusion, in terms of the transient response speed and the steady-state error, the PIR controller has 
intermediate characteristics between the PI controller and the PR controller. 
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Fig. 22. Steady-state error generated by the step input (green : PI controller, blue : PR controller, red : 
PIR controller) 
 
3.2 Voltage Controller Design 
 
In this part, design of the voltage controller is investigated considering the audio-susceptibility and 
the output impedance, as well as the stability. Fig. 23 shows the small-signal block diagram of the 
variable dc link inverter. 𝐺𝐿𝑃𝐹(𝑠) represents the low pass filter and 𝐺𝑐𝑣(𝑠) represents the voltage 
controller which determines the current reference. As shown in Fig. 24, there are two loops including 
the current loop 𝑇𝑖(𝑠) and the voltage loop 𝑇𝑣(𝑠). The expressions of loops are as follows: 
 
𝑇𝑖(𝑠) = 𝐺𝑐𝑖(𝑠)𝐺𝑖𝑑(𝑠)                                                                  (31) 
 
𝑇𝑣(𝑠) = −𝐺𝑐𝑖(𝑠)𝐺𝑣𝑑(𝑠)𝐺𝐿𝑃𝐹(𝑠)𝐺𝑐𝑣(𝑠)                                                  (32) 
 
 
Fig. 23. Small-signal block diagram of the inverter 
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(a) 
 
(b) 
Fig. 24. Loops included in inverter system (a) Current loop (b) Voltage loop 
 
The stability of the system including loops can be determined by the loop gain. An overall loop gain 
and an outer loop gain can be expressed as follows: 
 
𝑇1(𝑠) = 𝑇𝑖(𝑠) + 𝑇𝑣(𝑠)                                                                 (33) 
 
𝑇2(𝑠) =
𝑇𝑣(𝑠)
1 + 𝑇𝑖(𝑠)
                                                                    (34) 
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As the performance criteria, the audio-susceptibility and the output impedance are defined. The 
audio-susceptibility describes the noise transmission characteristics from the grid voltage to the dc link 
voltage and can be expressed as (35). The output impedance describes the noise transmission 
characteristics from the dc side current to the dc link voltage and can be expressed as (36). For the 
constant dc link voltage, both should be minimized. From (35) and (36), the audio-susceptibility and 
the output impedance are affected by the overall loop gain. 
 
𝐴𝑢(𝑠) =
𝑣𝑑𝑐(𝑠)
𝑣𝑎𝑐(𝑠)
|
𝑐𝑙𝑜𝑠𝑒𝑑
=
𝐺𝑣𝑠(𝑠)(1 + 𝑇𝑖(𝑠)) − 𝐺𝑖𝑠(𝑠)𝐺𝑐𝑖(𝑠)𝐺𝑣𝑑(𝑠)
1 + 𝑇1(𝑠)
                       (35) 
 
𝑍𝑜(𝑠) =
𝑣𝑑𝑐(𝑠)
𝑖̂𝑑𝑐(𝑠)
|
𝑐𝑙𝑜𝑠𝑒𝑑
=
𝑍𝑝(𝑠)(1 + 𝑇𝑖(𝑠)) − 𝑍𝑞(𝑠)𝐺𝑐𝑖(𝑠)𝐺𝑣𝑑(𝑠)
1 + 𝑇1(𝑠)
                         (36) 
 
Because the reference value of the voltage controller is constant, the PI controller is adopted to control 
the dc link voltage. The PI controller is effective to track the dc reference due to its infinite gain at dc. 
The expression of the voltage controller is as follows: 
 
𝐺𝑃𝐼𝑣(𝑠) = 𝑘𝑝𝑣 +
𝑘𝑖𝑣
𝑠
= 𝑘𝑖𝑣
1 +
𝑠
𝜔𝑧𝑣
𝑠
                                                    (37) 
 
There are two parameters to design. In the same manner as that current controller design, one of the 
two is assumed to be constant while the other affect the frequency responses. First, it is assumed that 
𝜔𝑧𝑣 is the constant. As shown in Fig. 25(a), as 𝑘𝑖𝑣 increases, the overall loop gain increases at the low 
frequency. Thus, the audio-susceptibility and the output impedance characteristics are improved at the 
low frequency. In Fig. 25(c) and Fig. 25(d), dashed lines represent the open loop characteristics. 
The overall loop gain and the outer loop gain give the same absolute stability information but 
different relative stability information. The overall loop gain that is defined as the sum of the voltage 
loop and the current loop has extra gain margin and phase margin. Also, the outer loop gain gives the 
stability information of the voltage loop when the current loop is prefixed. Therefore, the outer loop 
gain is judged as being more informative [19]. Fig. 25(b) shows the frequency responses of the outer 
loop gain. As 𝑘𝑖𝑣 increases, magnitude response graphs go up, maintaining its shape. Meanwhile, the 
frequency responses have no relation to 𝑘𝑖𝑣. 
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(c) 
 
(d) 
Fig. 25. Bode plots according to 𝑘𝑖𝑣 (a) Overall loop gain (b) Outer loop gain (c) Audio-
susceptibility (d) Output impedance 
 
Second, 𝑘𝑖𝑣  is assumed as the constant. In Fig. 26(a), as 𝜔𝑧𝑣  increases, the overall loop gain 
decreases in some frequency range. Therefore, the audio-susceptibility and the output impedance 
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deteriorate in that range of frequency as shown in Fig. 26(c) and Fig. 26(d). In Fig. 26(b), the high 
frequency gain decreases and the crossover frequency moves to the left with increasing 𝜔𝑧𝑣. 
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(c) 
 
(d) 
Fig. 26. Bode plots according to 𝜔𝑧𝑣 (a) Overall loop gain (b) Outer loop gain (c) Audio-
susceptibility (d) Output impedance 
 
For the purpose of obtaining proper dynamics and stability, the crossover frequency and the phase 
margin are considered. Because there are double line frequency ripples in the dc link voltage, the 
crossover frequency of the outer loop gain is limited to twenty percent of the line frequency. Because 
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𝑘𝑖𝑣 has no impact on the phase response, the phase margin is adjusted by varying 𝜔𝑧𝑣. On the other 
hand, the crossover frequency is affected by both 𝑘𝑖𝑣  and 𝜔𝑧𝑣 . Thus, the crossover frequency is 
designed after 𝜔𝑧𝑣 is prefixed. Fig. 27 shows the frequency responses of the designed outer loop gain 
under various load conditions. The stability of the system should be guaranteed within the operating 
range. Table 2 shows that the phase margins are maintained around 60 ˚ while the crossover frequencies 
are kept around 12 Hz for three load conditions.  
 
 
Fig. 27. Bode plots of the outer loop under various load conditions 
 
TABLE II 
STABILITY INFORMATION UNDER VARIOUS LOAD CONDITIONS 
Load condition No-load Light-load Full-load 
Gain margin 50.1 dB 48 dB 41.5 dB 
Phase margin 63.6 ˚ 65 ˚ 70.8 ˚ 
Crossover frequency 12.3 Hz 12.2 Hz 11.6 Hz 
 
In the same way, the PI voltage controller is designed for the cases that the PI controller and the PR 
controller are used as the current controller. Fig. 28 shows the frequency responses of three kinds of 
current controllers. As shown in Fig. 28(b), when the PI controller and the PR controller are used for 
current control, outer loop gains are designed for the same crossover frequency and phase margin as the 
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PIR current controller. In Fig. 28(a), at the low frequency, the overall loop gain has the largest 
magnitude when the PI controller is adopted to control the current. On the other hand, at the line 
frequency, the PR current controller and the PIR current controller have larger gain compared to the PI 
current controller. Therefore, the audio-susceptibility is the lowest at the low frequency when the PI 
current controller is used and is the lowest at the line frequency when the PR current controller and the 
PIR current controller are used. The PIR current controller has better attenuation capability than the PR 
controller at the low frequency and than the PI controller at the line frequency for variations in the grid 
voltage. Three output impedance lines are similar each other for all frequencies. Thus, similar responses 
of the dc link voltage are expected at the presence of variations in the dc side current for three current 
controllers. 
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(d) 
Fig. 28. Bode plots with three kinds of current controllers (a) Overall loop gain (b) Outer loop gain (c) 
Audio-susceptibility (d) Output impedance 
 
Transient behavior of the dc link voltage is investigated using step load response. Time-domain 
expression of the dc link voltage has the relationship to the output impedance as follows 
 
𝑣𝑑𝑐(𝑡) = ℒ
−1 {
𝐼𝑠𝑡𝑒𝑝
𝑠
𝑍𝑜(𝑠)}                                                             (38) 
 
where ℒ−1 is the inverse Laplace transformation and 𝐼𝑠𝑡𝑒𝑝 is the magnitude of the step change in the 
dc side current [19]. Based on the asymptotic analysis method, the output impedance in Fig. 28(d) can 
be approximated as follows: 
 
𝑍𝑜(𝑠) = 𝑘𝑜
𝑠(1 +
𝑠
𝜔𝑧
)
1 +
𝑠
𝑄𝜔𝑝
+
𝑠2
𝜔𝑝
2
                                                            (39) 
 
Fig. 29 shows the output impedance comparison. The solid line shows the exact equation of the output 
impedance and the dashed line shows the asymptotic approximation. The dashed line matches with the 
exact output impedance equation for all frequencies. 
 
-40
-30
-20
-10
0
10
20
M
ag
n
it
u
d
e 
(d
B
)
10
-1
10
0
10
1
10
2
10
3
10
4
10
5
-270
-225
-180
-135
-90
Frequency (Hz)
P
h
as
e 
(d
eg
)
 
 
PI current controller
PR current controller
PIR current controller
 40 
 
 
Fig. 29. Bode plot of the asymptotic approximation 
 
Using the asymptotic approximation, the time-domain dc link voltage can be expressed as 
 
𝑣𝑑𝑐(𝑡) =
𝐼𝑠𝑡𝑒𝑝𝑘𝑜𝜔𝑝
2
𝜔𝑧
𝑒
−
𝜔𝑝
2𝑄𝑡 (cos𝐴𝑡 −
𝜔𝑧 −
𝜔𝑝
2𝑄
𝐴
sin𝐴𝑡)                                   (40) 
 
where 
 
𝐴 =
𝜔𝑝√𝑄2 −
1
4
Q
                                                                     (41) 
 
When the dc side current changes from 20 % to 70 % of full-load and vice versa, the absolute value 
of 𝐼𝑠𝑡𝑒𝑝 is 4.34 A. In Fig. 30, the undershoot of 20 V and the overshoot of 20 V are expected for the 
dc link voltage from the asymptotic approximation. The expected settling time with 2 % tolerances 
above and below is 62 ms.  
 
-40
-30
-20
-10
0
10
20
M
ag
n
it
u
d
e 
(d
B
)
10
-1
10
0
10
1
10
2
10
3
10
4
10
5
-270
-225
-180
-135
-90
Frequency (Hz)
P
h
as
e 
(d
eg
)
 
 
Output impedance
Asymptotic approximation
 41 
 
 
(a) 
 
(b) 
Fig. 30. Estimated dc link voltage with the step change in the dc side current (a) 20 % to 70 % load 
(b) 70 % to 20 % load 
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IV. EXPERIMENTAL RESULTS 
 
The proposed small-signal model and controllers are verified by experiments. Circuit parameters 
used in experiments are listed in table 1. Fig. 31 shows the 3.3 kW single-phase grid-connected inverter 
prototype. The control strategy is implemented on the TI digital signal processor (DSP) TMS320F28335. 
The sampling frequency is set to be equal to the switching frequency of 13.8 kHz.  
 
 
Fig. 31. Prototype of the 3.3 kW single-phase grid-connected inverter 
 
Fig. 32 shows the steady-state waveform under the full-load condition with three kinds of current 
controllers. They have the PI voltage controller in common. When the PI controller, the PR controller 
and the PIR controller is adopted to control the current, magnitude of dc link voltage ripples are 14.1 V, 
14.2 V and 14.4 V, respectively. 
 
 
Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 20 ms/div  
(a) 
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Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 20 ms/div  
(b) 
 
Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 20 ms/div  
(c) 
Fig. 32. Experimental results under the steady-state condition (a) PI current controller (b) PR current 
controller (c) PIR current controller 
 
Fig. 33 and Fig. 34 show the corresponding experimental results to Fig. 30. Fig. 33 shows the 
undershoot waveforms that is occurred when dc side current changes from 20 % to 70 % load and Fig. 
34 shows the overshoot waveforms that is occurred when dc side current changes from 70 % to 20 % 
load. Table 3 and table 4 show the difference between the expected value and the actual value of the 
undershoot, the overshoot and settling time. Because output impedances are the same regardless of the 
current controller, similar responses appear for the dc link voltage as expected. Allowing for that 
asymptotic approximation is used and ideal step load cannot be implemented in actual experimental 
condition, the error result from the small-signal model is negligible. 
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Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 100 ms/div 
(a) 
  
Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 100 ms/div 
 (b) 
 
Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 100 ms/div 
 (c) 
Fig. 33. Experimental results of step load response from 20 % to 70 % load (a) PI current controller 
(b) PR current controller (c) PIR current controller 
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TABLE III 
STEP LOAD RESPONSE ANALYSIS I 
 
Undershoot Settling time 
Expected Actual Error Expected Actual Error 
PI 5.26 % 5.28 % 0.25 % 62 ms 59.4 ms 4.19 % 
PR 5.26 % 5.21 % 1 % 62 ms 59.42 ms 4.16 % 
PIR 5.26 % 5.13 % 2.5 % 62 ms 59.2 ms 4.52 % 
 
 
Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 100 ms/div 
 (a) 
 
Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 100 ms/div 
 (b) 
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Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 100 ms/div 
 (c) 
Fig. 34. Experimental results of step load response from 70 % to 20 % load (a) PI current controller 
(b) PR current controller (c) PIR current controller 
 
TABLE IV 
STEP LOAD RESPONSE ANALYSIS II 
 
Overshoot Settling time 
Expected Actual Error Expected Actual Error 
PI 5.26 % 5.12 % 2.75 % 62 ms 60.04 ms 3.16 % 
PR 5.26 % 5.53 % 5 % 62 ms 60.14 ms 3 % 
PIR 5.26 % 5.66 % 7.5 % 62 ms 60.14 ms 3 % 
 
The harmonic suppression capability of the inverter is verified in Fig. 35 and Fig. 36. Experiments 
are conducted under the full-load condition. Although three case meet IEEE Std 519-2014 harmonic 
current limits, either the PR current controller or the PIR current controller has lower harmonic contents 
than the PI current controller. 
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Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 100 ms/div  FFT 20 dB/div 
(a) 
 
Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 100 ms/div  FFT 20 dB/div 
(b) 
 
Grid voltage 200 V/div  Inductor current 20 A/div  Dc link voltage 100 V/div  Dc side current 5 A/div  Time 100 ms/div  FFT 20 dB/div 
(c) 
Fig. 35. Experimental results of harmonics under full-load condition (a) PI current controller (b) PR 
current controller (c) PIR current controller 
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Fig. 36. Harmonic current distortion 
 
Fig. 37 shows the efficiency of the inverter under various load conditions. When the PR controller 
and the PIR controller are used for current control, the inverter is slightly more efficient then when the 
PI current controller is adopted. These results come from harmonic contents. Harmonics lower the 
efficiency by inducing larger cable losses and instantaneous power fluctuation [13]. Thus, even if 
system meets the regulation for harmonics, it is necessary to reduce harmonics in order to improve the 
efficiency. 
 
 
Fig. 37. Efficiency 
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V. CONCLUSION 
 
In this thesis, the small-signal model of the single-phase grid-connected inverter is developed. The 
derived mathematical equations are verified by ac sweep simulation results. Based on theoretical model, 
stability and dynamics of the inverter system are investigated. The inverter is required to control the 
inductor current and the dc link voltage. Controllers are designed based on the small-signal model. In 
this thesis, it is proposed that the PIR controller is introduced to control the inductor current for the 
single-phase inverter. The PIR controller has not only harmonic suppression capability but also steady-
state error elimination capability in single-phase inverter applications. The PIR controller is designed 
considering the phase margin and the crossover frequency of the current loop. In addition, the voltage 
controller is designed to regulate the dc link voltage. The proposed small-signal model and controllers 
are verified by simulations and experiments. The accuracy of small-signal model and the asymptotic 
approximation is evaluated by the dc link voltage with the step change in the dc side current. In addition, 
stability and dynamics of the inverter is investigated by transient behavior of the dc link voltage and the 
inductor current. 
The steady-state error of the VSI is needed to be verified by experiments and further investigated. 
Then, the ability to eliminate the steady-state error generated by step change can be evaluated. 
  
 50 
 
REFERENCES 
 
[1] J.Y. Kim, “Technology development trend of distribution solid state transformer,” Journal of 
Electrical World Monthly magazine, 2011, pp. 44-49. 
[2] R. C. Mala, S. Tripathy, S. Tadepalli and Devarapally Rahul Reddy, "Performance analysis of three 
phase solid state transformers," Devices, Circuits and Systems (ICDCS), 2012 International 
Conference on, Coimbatore, 2012, pp. 486-490. 
[3] Q. Wang, D. Liang and J. Du, "Performance study of solid state transformer applying BP artificial 
neural network PID regulator," Electrical Machines and Systems (ICEMS), 2014 17th International 
Conference on, Hangzhou, 2014, pp. 2440-2444. 
[4] A. L. Kirsten, T. H. de Oliveira, J. G. P. Roncalio, C. Rech and M. A. D. Costa, "Performance analysis 
of modular converter for solid state transformers," 2013 Brazilian Power Electronics Conference, 
Gramado, 2013, pp. 1060-1066. 
[5] X. She, R. Burgos, G. Wang, F. Wang and A. Q. Huang, "Review of solid state transformer in the 
distribution system: From components to field application," 2012 IEEE Energy Conversion 
Congress and Exposition (ECCE), Raleigh, NC, 2012, pp. 4077-4084. 
[6] T. Yang, R. Meere, O. Feely and T. O'Donnell, "Performance of 3-phase 4-wire solid state 
transformer under imbalanced loads," 2014 IEEE PES T&D Conference and Exposition, Chicago, 
IL, USA, 2014, pp. 1-5. 
[7] X. She, S. Lukic, A. Q. Huang, S. Bhattacharya and M. Baran, "Performance evaluation of solid 
state transformer based microgrid in FREEDM systems," Applied Power Electronics Conference 
and Exposition (APEC), 2011 Twenty-Sixth Annual IEEE, Fort Worth, TX, 2011, pp. 182-188. 
[8] X. Zhang, J. W. Spencer and J. M. Guerrero, "Small-Signal Modeling of Digitally Controlled Grid-
Connected Inverters with LCL Filters," in IEEE Transactions on Industrial Electronics, vol. 60, no. 
9, pp. 3752-3765, Sept. 2013. 
[9] S. J. Lee, H. S. Bae, K. S. Choi, B. H. Cho, “Small Signal Modeling and Control Design of a Single-
Phase Grid-Connected Inverter for the Photovoltaic System,” Power Electronics Annual Conference, 
2008, pp. 606-606. 
[10] Zhao Qinglin, Xu Yunhua, Jin Xiaoyi, Wu Weiyang and Cao Lingling, "DSP-based closed-loop 
control of bi-directional voltage mode high frequency link inverter with active clamp," Fourtieth 
IAS Annual Meeting. Conference Record of the 2005 Industry Applications Conference, 2005., 
2005, pp. 928-933 Vol. 2. 
[11] M. Ciobotaru, R. Teodorescu and F. Blaabjerg, "Control of single-stage single-phase PV inverter," 
Power Electronics and Applications, 2005 European Conference on, Dresden, 2005, pp. 1-10. 
 51 
 
[12] S.G. Jung, “The cause and countermeasure of phenomena of harmonics,” KIPE MAGAZINE, 5(1), 
2000, pp. 29-37. 
[13] Harrison, Alan, "The Effects of Harmonics on Power Quality and Energy Efficiency," B.S. thesis, 
Dublin Institute of Technology, 2010. 
[14] H. Wang, Q. Cheng, M. Li, G. Chen and L. Deng, "The study of single-phase PWM rectifier based 
on PR control strategy," The 26th Chinese Control and Decision Conference (2014 CCDC), 
Changsha, 2014, pp. 3818-3823. 
[15] D. N. Zmood, D. G. Holmes and G. Bode, "Frequency domain analysis of three phase linear current 
regulators," Industry Applications Conference, 1999. Thirty-Fourth IAS Annual Meeting. 
Conference Record of the 1999 IEEE, Phoenix, AZ, 1999, pp. 818-825 vol.2. 
[16] G. Xiaoqiang, Z. Qinglin and W. Weiyang, "A Single-Phase Grid-Connected Inverter System with 
Zero Steady-State Error," Power Electronics and Motion Control Conference, 2006. IPEMC 2006. 
CES/IEEE 5th International, Shanghai, 2006, pp. 1-5. 
[17] V. Blahník, J. Žák and Z. Peroutka, "Control of single-phase AC/DC converter with compensation 
of low-frequency disturbances," Applied Electronics (AE), 2011 International Conference on, 
Pilsen, 2011, pp. 1-4. 
[18] D. Dong, T. Thacker, R. Burgos, D. Boroyevich and F. Wang, "On zero steady-state error of single-
phase PWM inverters voltage control and phase-locked loop system," 2009 IEEE Energy 
Conversion Congress and Exposition, San Jose, CA, 2009, pp. 892-899. 
[19] B. Choi, Pulsewidth Modulated DC-to-DC Power Conversion:Circuits, Dynamics, and Control 
Designs, Wiley-IEEE Press, 2013. 
 
 
 
